View MT8972B_364800.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
ISO2-CMOS ST-BUSTM FAMILY MT8971B/72B Digital Subscriber Interface Circuit Digital Network Interface Circuit
Features
* * * * * * * * * Full duplex transmission over a single twisted pair Selectable 80 or 160 kbit/s line rate Adaptive echo cancellation Up to 3km (8971B) and 4 km (8972B) ISDN compatible (2B+D) data format Transparent modem capability Frame synchronization and clock extraction MITEL ST-BUS compatible Low power (typically 50 mW), single 5V supply
ISSUE 7
May 1995
Applications
* * * *
d de enign Description mmes /MT8971B (DSIC) and MT8972B (DNIC) are o D The 72 devices capable of providing high multi-function ec ew 171 full duplex digital transmission up to 160 t Rr N T9 speed,over a twisted wire pair. They use adaptive kbit/s oo techniques transfer data in N f e M echo-cancelling compatible to and ISDN basic rate. (2B+D) format the Several modes of operation allow an easy interface Se to digital telecommunication networks including use
as a high speed limited distance modem with data rates up to 160 kbit/s. Both devices function identically but with the DSIC having a shorter maximum loop reach specification. The generic "DNIC" will be used to reference both devices unless otherwise noted. The MT8971B/72B is fabricated in Mitel's ISO2CMOS process.
Ordering Information MT8971BE 22 Pin Plastic DIP MT8972BE 22 Pin Plastic DIP MT8972BC 22 Pin Ceramic DIP MT8971BP 28 Pin PLCC MT8972BP 28 Pin PLCC -40C to +85C
Digital subscriber lines High speed data transmission over twisted wires Digital PABX line cards and telephone sets 80 or 160 kbit/s single chip modem
DSTi/Di CDSTi/ CDi
Transmit Interface
Prescrambler
Scrambler
Differentially Encoded Biphase Transmitter
Transmit Filter & Line Driver
LOUT
F0/CLD C4/TCK F0o/RCK MS0 MS1 MS2 RegC
Control Register
Transmit Timing
VBias Address Echo Canceller Error Signal Echo Estimate -- DPLL MUX
LOUT DIS
Master Clock Phase Locked Transmit/ Clock Receive Timing & Control Sync Detect Status Receive
Precan
+
Receive Filter
-1 +2 LIN
OSC2 DSTo/Do CDSTo/ CDo Receive Interface DePrescrambler Descrambler Differentially Encoded Biphase Receiver
OSC1
VDD
VSS
VBias VRef
Figure 1 - Functional Block Diagram
9-113
MT8971B/72B
Notes:
9-114
For more information about all Zarlink products visit our Web Site at
www.zarlink.com
Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.
Purchase of Zarlink's I2C components conveys a licence under the Philips I2C Patent rights to use these components in an I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips. Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2002, Zarlink Semiconductor Inc. All Rights Reserved.
TECHNICAL DOCUMENTATION - NOT FOR RESALE

▲Up To Search▲

Price & Availability of MT8972B

	To Download MT8972B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .